

Display Apparatus, Image Control Semiconductor Device, and Method
for Driving Display Apparatus

5 CROSS REFERENCE TO RELATED APPLICATIONS

 This application claims benefit of priority under 35USC
§ 119 to Japanese Patent Application No. 2000-127093 filed on April
27, 2000, No. 2000-321530 filed on October 20, 2000, and No.
2001-123191 filed on April 20, 2001, the entire contents of which
10 are incorporated by reference herein.

BACKGROUND OF THE INVENTION

Field of the Invention

 The present invention relates to a display apparatus in
15 which display elements and a driving circuit are formed on the
same insulating substrate, an image control semiconductor device,
and a method for driving the display apparatus.

Related Background Art

 A display apparatus in which a large number of display
20 elements were arranged laterally and longitudinally on an
insulating substrate has been known. As a representative example,
there is a liquid crystal display apparatus.

 In this kind of conventional display apparatus, separately
from a pixel array substrate on which the display elements are
25 arranged laterally and longitudinally, a driving circuit substrate
is generally provided. For example, active matrix type display
elements are formed near respective points of intersection of
signal lines and scanning lines arranged laterally and
longitudinally on the pixel array substrate. In addition, on the
30 pixel array substrate, a signal line driving circuit for driving
the signal lines and a scanning line driving circuit for driving
the scanning lines are formed.

 On the other hand, on the driving circuit substrate, a graphic
controller IC for performing image processes such as development
35 to a bit map and the like in accordance with an instruction from
a CPU, and an LCD controller IC for performing rearrangement of
the pixel data outputted from the graphic controller in accordance

0042300 042701

with structure and drive of the pixel array substrate and generating a signal to control peripheral circuits of the pixel array substrate and the display apparatus are formed. The LCD controller IC is constructed by a gate array or the like.

5 Fig. 36 is a block diagram of a conventional liquid crystal display apparatus and shows a case in which a pixel array portion 109 and a part of driving circuits (signal line driving circuit, scanning line driving circuit, and the like) are formed on a glass substrate by using polysilicon TFT's, and a CPU 100, a graphic
10 controller IC 101, and a gate array (G/A) 102 are formed on the other substrate.

Referring to Fig. 36, the gate array 102 rearranges digital pixel data outputted from the graphic controller IC 101 and controls the peripheral circuits of the pixel array substrate and the display
15 apparatus. An output of the gate array 102 is inputted to a D/A converter (DAC) 106 through a control circuit 103, a sampling circuit 104, and a latch circuit 105. The D/A converter 106 converts the digital pixel data into an analog voltage. After the analog voltage is amplified by an amplifier (AMP) 107, the
20 voltage is selected by a selecting circuit 108 and is supplied to each signal line 109.

To realize a reduction in part costs and a miniaturization, it is necessary to reduce the number of parts, substrate area, and number of substrates. In the conventional display apparatus,
25 since the driving circuit is constructed by using a plurality of circuits such as graphic controller IC 101, gate array 102, signal line driving circuit, and scanning line driving circuit, there is such a problem that the scale of the driving circuit cannot be reduced.

30 Recently, in the liquid crystal display apparatus, a technique of forming polysilicon TFT's (Thin Film Transistors), which can be operated at a high operating speed, on the glass substrate and forming not only the pixel array portion but also a part of the driving circuit on the glass substrate is advancing.

35 Though the polysilicon TFT can be operated at a high speed, however, the mobility is not so high. When the resolution is raised to shorten a cycle per pixel, the polysilicon TFT does not operate

TOC210-00021360

5

10

SUMMARY OF THE INVENTION

20

25

longitudinally on an insulating substrate;

30

insulating substrate, configured to drive the signal lines;

insulating substrate, configured to drive the scanning lines;

35

data in order according to the order of driving the signal lines

wherein said graphic controller IC outputs a clock signal in a cycle twice as much as that of the digital pixel data, and

5

10

20

25

30

35

Further, since the signal lines are driven every plural lines, it is unnecessary to provide a D/A converting circuit for each signal line, so that a reduction in peripheral area occupied by the D/A converting circuit and a reduction in power consumption can be realized.

signal lines and scanning lines arranged laterally and longitudinally on an insulating substrate;

15 a signal line driving circuit, which is formed on the
insulating substrate, configured to drive the signal lines;

a plurality of data buses arranged from substantially the
20 center of one side of the insulating substrate toward both the
ends of said side; and

an order control circuit configured to control the order of digital pixel data transmitted through the data buses so that the signal lines are simultaneously driven every plural lines by said signal line driving circuit.

According to the present invention, there is provided a display apparatus comprising:

a memory cell comprising a plurality of 1-bit memories arranged laterally and longitudinally;

30 a display layer in which display can be variably controlled
according to the values of the plurality of 1-bit memories;

a writing control circuit configured to control the writing operation to the memory cell;

a plurality of data buses arranged from substantially the
35 center of one side of an insulating substrate toward both the
ends of said side; and

an order control circuit configured to control the order

According to the present invention, there is provided a
5 display apparatus comprising:

display elements formed near respective points of intersection of said signal lines and said scanning lines;

a scanning line driving circuit, which is formed on the insulating substrate, configured to drive the scanning lines,

30 According to the present invention, there is provided an
image control semiconductor device comprising:

35 an output order control circuit configured to change output
order of said digital pixel data in accordance with the order
of driving signal lines;

5 in parallel to said respective n blocks in parallel; and

driving circuit for each of said n blocks,

10 pixel data into a plurality of consecutive output data group,
and outputs in sequence each of the consecutive output data group
by spacing a prescribed period.

image control semiconductor device comprising:

15 a VRAM control unit configured to control the
reading/writing operation of an image memory to store digital
pixel data;

```
readout address of the image memory;
```

20 a pixel data output unit configured to divide a plurality
of signal lines arranged on an insulating substrate into n blocks
(n is an integer larger than or equal to 2) and outputting digital
pixel data read out from said image memory in accordance with
the address formed by said readout address generating unit in
25 parallel to said n blocks, respectively; and

to the n blocks, respectively,

30 read-out address of said image memory so that the digital pixel data in said block is divided into p consecutive outputted small data groups (p is an integer of 2 or more), and each of these small data groups is outputted by spacing a prescribed period.

35 image control semiconductor device comprising:

an image memory configured to store digital pixel data;

first order control means configured to divide a plurality of signal lines arranged on an insulating substrate into n blocks (n is an integer larger than or equal to 2) and to read out the digital pixel data corresponding to address generated by said read-out address generator from said image memory, by each of said n blocks;

a terminal configured to output a start pulse prior to each
15 of the p small data groups.

Fig. 1 is a block diagram of a display apparatus of an embodiment according to the present invention;

Fig. 3 is a block diagram showing the internal construction of a graphic controller IC;

Fig. 5 is a circuit diagram of a phase adjusting circuit;

30 Fig. 7 is a diagram showing the internal construction of
a memory control circuit for controlling a frame memory;

Fig. 9 is a block diagram showing the internal construction
35 of a signal line driving circuit;

Fig. 11 is a waveform diagram of input/output signals of

the level shifter;

Fig. 12 is a circuit diagram of a frequency dividing circuit;

Fig. 13 is an output timing chart of latch circuits in the frequency dividing circuit;

5 Fig. 14 is a diagram of layout on a glass substrate of the display apparatus of the present embodiment;

Fig. 15 is a diagram of the chip layout of a conventional display apparatus constructed by using a general-purpose graphic controller IC;

10 Fig. 16 is a block diagram of a display apparatus of a second embodiment according to the present invention;

Fig. 17 is a diagram showing the arrangement of data buses;

Fig. 18 is a diagram showing the arranging order of data on the data buses;

15 Fig. 19 is a timing chart of the display apparatus of Fig. 16;

Figs. 20A and 20B are diagrams showing examples of partial update display;

20 Fig. 21 is a diagram showing timing at which an address generating circuit generates an address;

Fig. 22 is a diagram showing timing at which the address generating circuit generates the address;

25 Fig. 23 is a block diagram showing the schematic construction of an EL panel portion 201 in a display apparatus having an active matrix type pixel array portion in the case where signal lines are driven every six lines;

Fig. 24 is a block diagram showing the schematic construction of the EL panel portion when the signal lines are driven every three lines;

30 Fig. 25 is a block diagram showing a modification of the construction of Fig. 24;

Fig. 26 is a diagram showing a transmission path of digital pixel data;

35 Fig. 27 is a block diagram showing the schematic construction of a signal line driving circuit when the signal lines are divided into four blocks and driven;

Figs. 28A to 28C are diagrams showing the order of driving

Fig. 36 is a block diagram of a conventional liquid crystal display apparatus.

Fig. 2 is a perspective view of the display apparatus of

Fig. 1. As shown in the diagram, on the glass substrate 10, the pixel array portion 1, signal line driving circuit 2, a scanning line driving circuit 3, and a control circuit 4 are formed by using the polysilicon TFT's, respectively. The graphic controller IC 5 is mounted on the edge of the glass substrate 10. An IC chip (for example, a CPU or a display memory) other than the graphic controller IC 5 may be mounted on the glass substrate 10.

As shown in Fig. 1, the control circuit 4 includes a level shifter (L/S) 11 for converting a voltage level of each of various control signals (synchronization signal, load signal L, clock signal CLK, and the like) outputted from the graphic controller IC 5, and a control signal output unit 12 for controlling respective sections in the signal line driving circuit 2.

Referring to Fig. 1, the graphic controller IC 5 and the control signal output unit 12 shown by thick solid lines include the function of the gate array 102 shown in Fig. 36 therein.

Hereinbelow, it is assumed that (640×3) signal lines and 480 scanning lines are arranged on the pixel array portion 1. It is also assumed that the graphic controller IC 5 supplies RGB digital data each comprising 6 bits to the signal line driving circuit 2.

Prior to the explanation regarding the construction in Fig. 1, the construction of the graphic controller IC 5 will now be described. Fig. 3 is a block diagram showing the internal construction of the graphic controller IC 5. As shown in the diagram, the graphic controller IC 5 comprises: a host interface unit 31 for receiving video data from the CPU; a register 32; a frame memory (VRAM) 33 comprised of a random memory such a DRAM or an SRAM for storing the received video data; a memory control circuit 34 for controlling the writing and reading operations for the frame memory 33; a display FIFO 35 for temporarily storing video data; a cursor FIFO 36 for temporarily storing cursor data which is displayed on the screen; a look-up table 37 for converting the video data and cursor data into RGB digital pixel data each having 6-bit gray scale; a pixel data output circuit 38 for controlling the output of the digital pixel data; a phase adjusting

The pixel data output circuit 38 sequentially outputs RGB digital pixel data each comprising 6 bits, namely, digital pixel data of 18 bits in total in a cycle of 40 ns (25 MHz). The control signal output circuit 40 outputs the clock signal CLK of 12.5 MHz and the synchronization signal. The phase of the clock signal CLK deviates from that of a video signal by an amount substantially corresponding to a half-clock signal CLK (20 ns).

As shown in Fig. 4, the cycle of the clock signal CLK is twice as much as that of the digital pixel data and the phase of the clock signal CLK deviates from that of the digital pixel data DATA.

As mentioned above, the cycle of the clock signal CLK is set twice or more as much as that of the digital pixel data, so that the frequency of the clock signal CLK to be supplied to the signal line driving circuit 2 can be lowered and the circuit operation of the signal line driving circuit 2 can be stabilized. The phase of the digital pixel data DATA and that of the clock signal CLK are shifted from each other, so that the digital pixel data can be surely latched on the basis of the clock signal CLK in the signal line driving circuit 2.

The phase adjusting circuit 39 in the graphic controller IC 5 adjusts the phase of the digital pixel data DATA and that of the clock signal CLK.

Fig. 5 is a circuit diagram of the phase adjusting circuit 39. As shown in the diagram, the phase adjusting circuit 39 is constructed by serially connecting a plurality of inverters IV1 to IV6. Output terminals of the inverters IV2, IV4, and IV6 at the even-numbered stages are coupled to switches SW1 to SW4, respectively. Any one of the switches SW1 to SW4 is turned on. In case of a CMOS-IC, since delay time per inverter stage is

substantially equal to 5 ns. Accordingly, in case of the circuit of Fig 5, the delay time can be adjusted at intervals of 10 ns.

One of the switches SW1 to SW4 can be manually switched to another one upon manufacturing. Alternatively, the signal is
 5 transmitted from the graphic controller IC 5 to the signal line driving circuit 2, alternately selecting among the switches SW1 to SW4 can be automatically performed in accordance with a period until the signal is returned.

As shown in Fig. 4, for one horizontal line period or a
 10 blanking period between one-frame periods, the control signal output circuit 40 sets the synchronization signal and clock signal CLK to an intermediate potential. At point in time when the next cycle starts, the synchronization signal and clock signal CLK can be rapidly set to a predetermined potential by setting them
 15 to the intermediate potential.

Fig. 6 is a circuit diagram of an intermediate potential setting circuit for setting the synchronization signal and the clock signal CLK. The intermediate potential setting circuit is provided in each of the pixel data output circuit 38 and the control
 20 signal output circuit 40.

As shown in Fig. 6, the intermediate potential setting circuit includes NMOS transistors Q1 and Q2 and PMOS transistors Q3 and Q4. The NMOS transistor Q2 and PMOS transistor Q4 are serially connected between a power supply terminal and a ground
 25 terminal. A resistor element R1, the NMOS transistor Q1, PMOS transistor Q3, and a resistor element R2 are serially connected between the power supply terminal and the ground terminal.

The resistance of the resistor element R1 is equivalent to that of the resistor element R2 and they are set to an adequately
 30 high value. Thereby, a drain terminal of the NMOS transistor Q1 and a gate terminal of the NMOS transistor Q2 are equal to $(V_{cc}/2 + V_{th})$ and a drain terminal of the PMOS transistor Q3 and a gate terminal of the PMOS transistor Q4 are equal to $(V_{cc}/2 + |V_{tp}|)$. Consequently, a current driving force of several mA can be obtained
 35 by a slight leakage through current of about several μA .

As shown in Fig. 6, an output terminal of the intermediate potential setting circuit is coupled to an analog switch SW. The

analog switch SW selects the output of the intermediate potential setting circuit during the blanking period and selects a clock signal CLK0 during a period other than the blanking period.

Fig. 6 illustrates the case in which the clock signal CLK is set to the intermediate potential. The digital pixel data DATA is also set to the intermediate potential during the blanking period by the same circuit as that of Fig. 6.

The graphic controller IC 5 according to the present embodiment rearranges the digital pixel data DATA supplied from the CPU and outputs the resultant data. Hitherto, as shown in Fig. 36, the line memory is provided in the gate array 102 which is arranged separately from the graphic controller IC 5, and rearranging data is performed in the memory. This is because the general versatility of the graphic controller IC 5 is raised and the graphic controller IC can be used in common in other active matrix display apparatuses using not only the polysilicon TFT but also an amorphous silicon TFT or an MIM.

On the other hand, according to the present embodiment, the graphic controller IC 5 includes the frame memory 33 (VRAM) having a large capacity of hundreds of KB to several MB. Since it is determined from the view point of the gate scale that data can be easily rearranged by using a part of the memory, the rearranging operation is performed in the graphic controller IC 5.

Fig. 7 is a diagram showing the internal construction of the memory control circuit 34 for controlling the frame memory 33. As shown in the diagram, the memory control circuit 34 includes a hardware layer 41 as a bottom layer, an I/O function layer 42 thereon, a driver function layer 43 thereon, and an application layer 44 as a top layer.

The hardware layer 41 is a portion to actually make access to the frame memory 33. The I/O function layer 42 is a portion to rewrite a port or an internal register in the hardware layer 41, thereby switching the method for accessing the frame memory 33 to another one. The driver function layer 43 is a portion to realize various functions such as initialization of the screen, display control of the screen, rectangle drawing, and bit map

The I/O function layer 42 and the driver function layer 43 are formed by a program language such as a C language. Drawing to a specific area of the screen is written by using an address format on the look-up table 37 in which the coordinates (x, y) of the frame memory 33 = color information have been stored. Reading data from the frame memory 33 is also performed by using the array.

As mentioned above, since the graphic controller IC 5 according to the present embodiment performs order control the digital pixel data DATA in the inside, it is unnecessary to provide the gate array. Since the cycle of the clock signal CLK is set twice or more as much as that of the digital pixel data DATA, the clock signal CLK having a frequency, at which the polysilicon TFT normally operates, can be supplied to the signal line driving circuit 2.

Fig. 9 is a block diagram of the detail of the signal line driving circuit 2 according to the present embodiment. As shown in the diagram, the signal line driving circuit 2 comprises: a level shifter (L/S) 51, a frequency dividing circuit 52 for doubling the cycle of the digital pixel data DATA; data distributing circuits 53 for outputting the serially arranged digital pixel data DATA in parallel; latch circuits (Latches) 54 for latching the distributed digital pixel data DATA in a lump; D/A converters

(DAC's) 55 for converting the latched digital pixel data DATA to an analog voltage; amplifiers (AMP's) 56 for adjusting the gain of the analog voltage; and selection circuits 57 for selecting an analog pixel voltage outputted from the amplifier 56 and
 5 supplying the selected voltage to respective signal lines.

Fig. 10 is a circuit diagram of the level shifter 51 and Fig. 11 is a waveform diagram of input/output signals to/from the level shifter 51. A thick curve a in Fig. 11 denotes the input signal and a thin curve b indicates the output signal. As shown
 10 in Fig. 10, the level shifter 51 comprises: a capacitor element C1; a PMOS transistor Q5 and an NMOS transistor Q6 constituting an inverter; and an analog switch SW5.

The analog switch SW5 in the level shifter 51 is turned on when the digital pixel data DATA supplied from the graphic controller IC 5 is at the intermediate potential (1.65V) during
 15 the blanking period. Consequently, a voltage of one end b of the capacitor element C1 is equivalent to a threshold voltage (about 2.5V) of the inverter and a voltage of $(2.5V - 1.65V =) 0.85V$ is applied across the capacitor element C1.

When the analog switch SW5 is turned off, the digital pixel data DATA supplied from the graphic controller IC 5 is offset-adjusted as much as the voltage of 0.85V across the capacitor
 20 element C1, namely, 0.85V, and then transmitted. That is, a voltage fluctuating on the threshold voltage of the inverter vertically as much as only the same level is applied to a gate terminal of each of the PMOS transistor Q5 and the NMOS transistor Q6 constituting the inverter.
 25

As mentioned above, since the input is symmetrized to the threshold voltage of the inverter, even when the threshold value
 30 of the polysilicon TFT is varied, the characteristics of the PMOS transistor Q5 and NMOS transistor Q6 get out of balance, or the amplitude of the input becomes dull, the inverter operates at a high speed and the pulse width is hard to change.

Fig. 12 is a circuit diagram of the frequency dividing circuit
 35 52. As shown in the diagram, the frequency dividing circuit 52 comprises two latch circuits 61 and 62 for outputting the digital pixel data DATA in phase at a data width corresponding to two

Fig. 13 shows the timing of an output DATA-E and that of an output DATA-O of the respective latch circuits in the frequency dividing circuit 52. Referring to Fig. 13, the digital pixel data DATA outputted from the graphic controller IC 5 is shown by reference numerals (1), (2), (3), ...

The present embodiment has such characteristics that each signal line is driven separating from each color, instead of simultaneously driving all the signal lines. In this manner, the number of latch circuits 54 and the number of D/A converters 55 in the signal line driving circuit 2 can be reduced.

Fig. 14 is a diagram showing the layout on the glass substrate 10 of the display apparatus of the present embodiment. Fig. 15 is a diagram showing the chip layout of the conventional display apparatus constructed by using the general-purpose graphic controller IC.

The general-purpose graphic controller IC generates digital pixel data, which is outputted in the normal order, and a clock signal whose cycle corresponds to the width of pixel data. According to a design rule of line/space = $4\mu\text{m}/4\mu\text{m}$ or so, it is difficult to form a D/A converter for each signal line. The D/A converter must be provided every plural signal lines. In this case, it is necessary to temporarily latch the pixel data inputted in the normal order as much as one horizontal period and rearrange the data in desired order.

In case of Fig. 15, since it is necessary to rearrange the digital pixel data on the glass substrate 10, it is necessary to provide a latch (memory) circuit of one line, so that the number of latch circuits is increased by six times. Accordingly, it is necessary to provide two sets each including the data distributing circuit 102, D/A converters 106, amplifiers 107, and selecting circuits 108 in the upper and lower portions, respectively.

As mentioned above, when the digital pixel data DATA are rearranged in the graphic controller IC 5 as in the present embodiment, the circuitry on the glass substrate 10 can be simplified, so that a space to mount the graphic controller IC 5 on the glass substrate 10 can be easily obtained.

Fig. 1 illustrates the number of gates in the respective sections when the liquid crystal display apparatus using the RGB 6-bit data in VGA standard (640×480 dots) is constructed by utilizing the present embodiment. Fig. 1 shows the case in which the signal lines are drive every six lines.

In the case of Fig. 1, six level shifters 51 for each color, namely, 18 level shifters in total, six frequency dividing circuits 52 for each color, namely, 18 circuits in total, 640 sampling circuits 53 and 640 latch circuits 54 for each color, namely, 1920 sampling circuits and 1920 latch circuits in total, and 320 D/A converters 55 and 320 amplifiers 56 are required, respectively. Consequently, 1K gates are needed for the control circuit, 1K gates are needed for the frequency dividing circuits 52, 13K gates are needed for the sampling circuits and latch circuits 54, and 5K gates are necessary for the D/A converters 55, the amplifiers 56 and selecting circuit 57.

As mentioned above, according to the present embodiment, the circuit scale can be remarkably reduced as compared with that of the conventional one as much as the portion corresponding to the unnecessary gate array and the portion corresponding to the sampling circuits 53 and latch circuits 54 deleted by driving the signal lines every N lines (N is an arbitrary integer that is equal to or larger than 2).

Figs. 14 and 15 show the schematic size of a chip. In the case of the present embodiment, the length of an area to form the driving circuit in the longitudinal direction is equal to about 8.3 mm. On the other hand, in the conventional construction shown in Fig. 15, the length of the area to form the driving circuit in the longitudinal direction is equal to about $(5.0 \text{ mm} \times 2 =) 10 \text{ mm}$, so that the forming area of the driving circuit according to the present embodiment is smaller than that of the conventional one.

In the above-mentioned embodiment, although the cycle of the digital pixel data DATA outputted from the graphic controller IC 5 is set twice as much as that of the clock signal CLK, the cycle can be set to a cycle longer than the doubled cycle. The frequency of the clock signal CLK transmitted from the graphic controller IC 5 to the signal line driving circuit 2 may have a value other than 12.5 MHz. Further, the kind of signal outputted from the above-mentioned graphic controller IC 5 is not especially limited.

The level shifters 51 may have constitution other than that shown in Fig. 10. When the level shifters 51 have constitution other than that shown in Fig. 10, it is unnecessary to set the clock signal CLK and the digital pixel data DATA to the intermediate voltage during the blanking period as shown in Fig. 4.

In the above-mentioned embodiment, the liquid crystal display apparatus as an example of the display apparatuses has been described. The present invention can be also applied to another display apparatus (for example, a plasma display apparatus) in which the signal lines and scanning lines are arranged laterally and longitudinally.

Further, in the above-mentioned embodiment, the display

resolution of the VGA standard (640×480 dots) has been described as an example, the display resolution is not especially limited.

Second Embodiment

5 According to a second embodiment, there is provided an apparatus intended for a reduction in power consumption by arranging data buses from substantially the center in the lateral direction of an EL panel portion toward both the ends thereof.

10 Fig. 16 is a block diagram of a display apparatus of the second embodiment according to the present invention. The display apparatus in Fig. 16 has an EL panel portion 201 formed on a glass substrate and a controller IC 202 mounted on the glass substrate or another substrate.

15 The EL panel portion 201 comprises: a pixel array portion 203 in which the display gray scale luminance of the pixel can be controlled on the basis of a memory comprising a plurality of bits provided for each pixel; an I/F circuit 204 for transmitting and receiving signals to/from the controller IC 202; data buses 205a and 205b arranged from substantially the center in the lateral
20 direction of the pixel array portion 203 toward both the ends thereof; a buffer circuit 206 for buffering digital pixel data on the data buses 205a and 205b; a bit line driving circuit 207 for driving respective bit lines in the pixel array portion 203; an address latch circuit 208 for latching an address signal from
25 the I/F circuit 204; an address buffer 209 for buffering the latched address signal; a word line driving circuit 210 for driving respective word lines in the pixel array portion 203; and a control circuit 211 for controlling the respective circuits.

30 The controller IC 202 comprises: a CPU-I/F unit 212 for communicating with a CPU; a display memory (VRAM) 213; a graphic controller 214; an address generating circuit 215 for designating an address in the pixel array portion 203; a buffer/FIFO 216 for buffering and temporarily storing the digital pixel data; a look-up table (LUT) 217 for converting data; a rearranging circuit 218
35 for rearranging the digital pixel data; an I/F unit (p-Si-I/F unit) 219 for a polysilicon TFT; an I/F unit 220 for an amorphous silicon TFT; an I/F unit (MIM-I/F unit) 221 for MIM; and an output

102210-00824860

unit 222. Since the controller is constructed as mentioned above, it can be connected to an a-Si TFT active matrix LCD, an MIM active matrix LCD, and a poly-Si display apparatus, so that the general versatility of the graphic controller is widened.

5 The controller IC 202 in Fig. 16 can update the whole display in the pixel array portion 203. In addition, it can perform intermittent display update, partial display update, and irregular display update.

10 Fig. 17 is a diagram showing the arrangement of the data buses 205a and 205b. As shown in the diagram, the data buses 205a and 205b are arranged along the lower side of the glass substrate. The digital pixel data is inputted in the direction shown by thick arrows in the diagram and the digital pixel data is propagated along dotted arrows. In the following description, it is assumed
15 that each of the RGB digital pixel data consists of 6 bits.

 Fig. 17 illustrates a case in which 960 bit lines are arranged from the center of the pixel array portion 203 to each of the right and left areas, and the bit lines are driven every three lines. That is, the number of bit lines simultaneously driven
20 is $(960/3=)$ 320. In this case, load latches corresponding to (320×6) bits are needed for each half of the screen. Sampling latches are provided by an amount corresponding to (160×6) bits that is half of the number of load latches.

 Fig. 18 is a diagram showing the arranging order of data
25 on the data buses 205a and 205b. Fig. 19 is a timing chart of the display apparatus in Fig. 16. As shown in the diagram, red odd pixel data of two pixels is transmitted to the data buses 205a and 205b so as to be distributed to the right and left thereof (time t_1 to t_2 in Fig. 19). Specifically, first, data R1 and R3
30 are transmitted to the left data buses 205a and 205b and data R637 and R639 are transmitted to the right data buses 205a and 205b, simultaneously. Subsequently, data R5 and R7 are transmitted to the left data buses 205a and 205b and data R633 and R635 are transmitted to the right data buses 205a and 205b,
35 simultaneously. In this manner, sampling latches 231 sequentially perform latching every data of four pixels (in total, 4×6 bits = 24 bits).

At point in time when the sampling latches 231 complete the latching of all the red odd pixel data (at time t2 in Fig. 19), load latches 232a simultaneously latch all of the data during a small data blanking period between t2 and t3.

5 After that, red even pixel data of two pixels is transmitted to the data buses 205a and 205b so as to be distributed to the right and left thereof (time t3 to t4 in Fig. 19). Specifically, first, data R2 and R4 are transmitted to the left data buses 205a and 205b and R638 and R640 are transmitted to the right data buses
10 205a and 205b, simultaneously. Subsequently, data R6 and R8 are transmitted to the left data buses 205a and 205b and data R634 and R636 are transmitted to the right data buses 205a and 205b, simultaneously. In this manner, the sampling latches 231 sequentially perform the latching every data of four pixels (in
15 total, 4×6 bits = 24 bits).

Due to such an effect that the blanking period is set between the R odd data and R even data, the sampling latches can be used repetitively twice, so that the number of sampling latches can be reduced to a value corresponding to the half of the number
20 of load latches. In this example, the R data is divided into two groups of odd data and even data and the number of sampling latches can be reduced in half. If expanded, the R data is divided into "a group in which when the data is divided by three, the remainder is one, a group in which the remainder is two, and a group in
25 which the remainder is three", a small blanking period is formed among data periods, and the sampling latches are used repetitively three times. Consequently, the number of sampling latches can be reduced to a value corresponding to 1/3 of the number of load latches.

30 At point in time when the sampling latches 231 complete the latching of all the red odd and even pixel data (time t4 in Fig. 19), the load latches 232b simultaneously latch all the data.

After the load latches 232a and 232b simultaneously capture the latched data and amplify the voltages, the bit line driving
35 circuits 207 supply the data to selecting circuits 233. The selecting circuits 233 supply the data from the bit line driving circuits 207 to bit lines corresponding to the red in the right

TO2240-0084B60

and left areas.

After that, green odd data and even data are sequentially latched by the load latches 232. Subsequently, all of the green data are simultaneously transmitted to the bit line driving circuits 207, thereby being converted to analog pixel voltages (time t5 to t8 in Fig. 19).

After that, blue odd data and even data are sequentially latched by the load latches 232. Then, all of the blue data are simultaneously transmitted to the bit line driving circuits 207, thereby being converted to analog pixel voltages (time t9 to t12 in Fig. 19).

As mentioned above, according to the present embodiment, since the data buses 205a and 205b are arranged from the center of the pixel array portion 203 to both the ends thereof, respectively, the line length of each of the data buses 205a and 205b can be shortened, so that the driving load of each data bus can be reduced. The reduced load is equivalent to a half of the load in the case where the data bus is extended from the left end to the right end of the screen. Since the bus driving power consumption is expressed by $(\text{bus driving load} \times \text{frequency} \times \text{voltage amplitude})^2$, it is effective in the viewpoint of the power consumption.

Since the data of each color is divided into the odd data and even data and then latched by the load latches 232 and the bit lines are driven every color, the number of bit line driving circuits 207 can be extremely reduced, so that a reduction in occupied circuit area and a reduction in power consumption can be realized.

In Figs. 17 to 19, the example of driving the bit lines every three lines has been described. The number of bit lines every which driving is made is not especially limited.

In the above-mentioned embodiment, the example regarding the display update of data in the whole area of the pixel array portion 203 has been described. As shown in Fig. 20A, display update for only some of rows or columns may be performed. Alternatively, as shown in Fig. 20B, display update for an arbitrary block alone can be performed.

In both the cases in Figs. 20A and 20B, it is sufficient

that in the area alone in which the display update is performed, the rearranging circuit in Fig. 16 rearranges data and the address generating circuit 215 generates addresses of the area in which the display update is performed.

5 Figs. 21 and 22 are diagrams showing timing when the address generating circuit 215 generates addresses. Fig. 21 shows a case in which the addresses generated by the address generating circuit 215 are serially transmitted by using an enable terminal ENAB when the head data of the digital pixel data is supplied to the data buses 205a and 205b. Referring to Fig. 22, prior to the transmission of the digital pixel data to the data buses 205a and 205b, address information such as a start address, the number of rows, and the like can be transmitted by using the data buses 205a and 205b. The address can be transmitted by using either one of cases in Figs. 21 and 22.

10 In the above-mentioned embodiment, the apparatus having the pixel array portion 203 having a DRAM structure has been explained as an example. Also in case of driving the EL panel portion 201 having the active matrix type pixel array portion 203 in which the TFT's are formed near respective points of intersection of the arranged signal lines and scanning lines, the invention can be similarly applied.

Fig. 23 is a block diagram showing the schematic construction of the EL panel portion 201 in the case where the signal lines are driven every six lines in the display apparatus having the active matrix type pixel array portion 203. In this case, the sampling latches 231 and the load latches 232 are arranged by (160 × 6 bits =) 960 bits from the center of the pixel array portion 203 to each of the right and left areas. 160 DAC's 234 are provided in each of the right and left areas. The selecting circuits supply 160 outputs of the DAC's 234 to any of the red, green, and blue signal lines in each of the right and left areas. A timing chart in Fig. 23 is the same as that in Fig. 19.

On the other hand, Fig. 24 is a block diagram showing the schematic construction of the EL panel portion 201 when the signal lines are driven every three lines. In this case, the sampling latches 231 and the load latches 232 are arranged by (320 × 6

TOZ270-00270560

bits =) 1920 bits from the center of the pixel array portion 203 to each of the right and left areas thereof. The 320 DAC's 234 are arranged in each of the right and left areas. The selecting circuits supply 320 outputs of the DAC's 234 to any of the red, green, and blue signal lines in each of the right and left areas.

On the other hand, Fig. 25 shows a modification of the construction in Fig. 24. The construction is the same as that in Fig. 24 with respect to a point that the signal lines are driven every three lines, and has such characteristics that the number of sampling latches 231 is reduced as compared with that in Fig. 24. In the case of Fig. 25, similar to the case of Fig. 24, after the red odd pixel data is transmitted and a small blanking period is elapsed, the red even pixel data is transmitted to the data buses 205a and 205b. After that, in a manner similar to the above, the green odd and even pixel data and blue odd and even pixel data are transmitted in this order.

The sampling latches 231 are provided by $(160 \times 6 \text{ bits} =) 960 \text{ bits}$ and latch only the odd or even pixel data of any color. Among the data latched by the sampling latches 231, the odd pixel data is loaded and stored by the load latches 232a and the even pixel data is loaded and stored by the load latches 232b.

The DAC's 234 D/A convert the data latched by the load latches 232 at the same timing. Namely, the DAC's 234 D/A convert all of the pixel data of any of red, green, and blue in a lump. The selecting circuits supply analog pixel voltages D/A converted by the DAC's 234 to the signal lines of any of red, green, and blue.

The present embodiment illustrates the case in which data is transmitted in the order of R odd, R even, G odd, G even, B odd, and B even. It is also sufficient that after data of one row is D/A converted and is written into the signal line, the order can be changed in the next row like as B odd, B even, G odd, G even, R odd, and R even (the order of selecting the signal lines of the selecting circuits after the DAC's is changed in accordance with the changed order). When attention is paid to a certain signal line, after an analog potential is written, it enters a floating state. There is a case in which when the

neighboring signal line is written, the potential of the floating pixel is fluctuated. When the writing order is changed every row as mentioned above, there is such an effect that errors can be diffused.

5 As in the present embodiment, as for the TFT element formed on the substrate having a large size of several cm, it is inevitable that the characteristics are fluctuated depending on the location. When the sampling circuits in the right half surface and those in the left half surface share a single clock, the timing margin
10 is extremely narrowed. As the display apparatus has a larger screen, the problem becomes serious. As a countermeasure, it is effective that the phase and duty of the transmission clock in the data buses 205a are adjusted separately from those in the data buses 205b and the sampling control with different clocks is performed.
15 The clock selection sequence is executed (1) when the power supply is turned on or (2) during a vertical blanking period. Further in a memory pixel device, it can be executed (3) so as to time such a period that rewritten data is not transmitted.

 According to the present embodiment, when the digital pixel
20 data is transmitted from the controller IC 202 to the EL panel portion 201 in Fig. 16, such a level conversion as to convert an LSI-side level (1 to 3 V) to a polysilicon-side level (5V) is performed. Fig. 26 is a diagram showing a transmission path of the digital pixel data. As shown in the diagram, the digital
25 pixel data from the controller IC 202 is data having an amplitude of 3V. After the level conversion, namely, the data is converted into data having an amplitude of 5V by an inverter 251 in the EL panel portion 201, the frequency of the data is adjusted by a frequency dividing circuit 252.

30 Subsequently, the data is converted into data having an amplitude of 2V by a level converter 253 and, after that, the data is supplied to the data buses 205a and 205b. The data on each of the data buses 205a and 205b is converted to data having an amplitude of 3V by a level converting circuit 254. After that,
35 the data is inputted to the sampling latches 231.

 As mentioned above, according to the present embodiment, when the digital pixel data is transmitted, the voltage amplitude

1042800-042701

of the digital pixel data is reduced on the data buses 205a and 205b each having a long line length, so that a reduction in power consumption can be improved.

The above-mentioned second embodiment illustrates the case in which the data rearranging circuit is provided for the graphic controller. It is essential only that means for changing the output order is provided. For example, the display apparatus according to the present embodiment and a display apparatus having a construction including a system having a CPU and a main memory are possible. That is, the VRAM is provided for a part of the CPU or main memory as required. A capacity thereof is dynamically changed so as to correspond to two screens, one screen, or half screen. As for data transfer, after the output order of data is changed in accordance with software, the data is transmitted to the display apparatus. In the display apparatus in which the memory is provided for each pixel as mentioned in the beginning of the description regarding the second embodiment, the construction is possible.

The above-mentioned second embodiment illustrates the case where the data buses are arranged from the center of the EL panel portion to both the ends thereof. It is also sufficient that three kinds or more of data buses are arranged in the lateral direction of the EL panel portion. Consequently, the load capacity of the data bus can be reduced and the voltage amplitude of data on the data bus can be further reduced as much as the reduced capacity, so that a reduction in power consumption can be improved.

Third Embodiment

According to a third embodiment, signal lines are divided into four blocks and data buses are provided for each block.

Fig. 27 is a block diagram showing the schematic construction of a signal line driving circuit when signal lines are divided into four blocks B1 to B4 and are driven. As shown in the diagram, 160 signal lines for each of RGB are provided for each block and exclusive-use data buses DB1 to DB4 are provided for respective blocks.

First, red odd pixel data of one horizontal line is supplied

102240-00024860

to the data buses DB1 to DB4 and, after that, red even pixel data is supplied to them. Subsequently, green odd pixel data is supplied and then green even pixel data is supplied. After that, blue odd pixel data is supplied and then blue even pixel data is supplied.

5 The level of the digital pixel data on the data buses DB1 to DB4 are converted by the level shifters 51. After that, they are latched by the sampling latches 53. (80 pixels \times 6 bits =) 480 sampling latches 53 are provided for each block. The reason why in spite of the existence of 160 signal lines to be driven
10 in each block, the sampling latches 53 as much as the half of the signal lines are provided is that the neighboring odd pixel and even pixel are driven so as to deviate timing by the same sampling latches 53.

 It is possible to provide the sampling latches 53 as much
15 as the number of the load latches 54a and 54b. The sampling latch 53 of the present embodiment, however, can realize by smaller occupancy area. The load of the data bus becomes small in proportion to the number of the sampling latch 53. Accordingly, it is possible to cut down the signal delay and to reduce power
20 consumption.

 At point in time when all the sampling latches 53 complete the latching, the load latches 54a and 54b latch all of latch outputs of the sampling latches 53 in a lump at the same timing. The load latches 54a and 54b are divided into two systems. The
25 load latches 54a as one system latch all of odd pixels of the same color (red, green, or blue) as much as one horizontal line at the same timing. The load latches 54b as the other system latch all of the even pixels of the same color as much as one block at the same timing.

30 The data latched by the load latches 54a and 54b are supplied to the D/A converters (DAC's) 55 to be converted into analog pixel voltages and, after that, they are supplied to signal lines selected by the selecting circuits 57.

 That is, after the DAC 55 performs D/A conversion for all
35 the red color digital pixel data in the block, for all the green color pixel data in the block, and then for all the blue color pixel data in the block.

10042800-042701

According to the present embodiment, when one horizontal line period starts, the sampling latches 53 latches the digital pixel data in sequence of the red color odd pixels, the red color even pixels, the green color odd pixels, the green color even pixels. the blue color odd pixels, an the blue color even pixels.

First, as shown in Fig. 28A, the sampling latches 53 latches the digital pixel data of the red color odd pixels R1, R161, R479 and R639. Subsequently, as shown in Fig. 28B, the sampling latches 53 latches the digital pixel data of the neighbor red color odd pixels R3, R163, R477 and R637. Similarly, the sampling latch 53 latches the digital pixel data of the red color odd pixels in sequence. At the last of one horizontal line period, as shown in Fig. 28C, the sampling latches 53 latches the digital image data of the red color odd pixels R159, R319, R321 and R481.

At the time when the sampling latches 53 finish latching the digital pixel data of all the red color odd pixels, the load latches 54a simultaneously latches all the digital pixel data of the red color odd pixels that the sampling latches 53 has latched.

Subsequently, the sampling latches 53 latch the digital pixel data of the red color even pixel in sequence by each block. After latching all the red color even pixels, the load latches 54b simultaneously latch all the digital pixel data of the red color even pixels.

After all the red color pixel data per one horizontal line latched by the load latches 54a and 54b is provided to the DAC 55 to perform the D/A conversion, it is simultaneously written into the corresponding signal line.

When the driving of the red pixels is finished, green pixels are subsequently driven in a manner similar to the above and, after that, blue pixels are driven.

Fig. 29 is a block diagram showing the detailed construction of one block in Fig. 28. Fig. 30 is a timing chart of the operation in Fig. 29. As shown in Fig. 29, output terminals of shift registers 63 generate shift pulses obtained by sequentially shifting a start pulse XST. The shift pulses are used for latching in the sampling latches 53.

First, the sampling latches 53 sequentially latch digital

10042800-042701

pixel data for red odd pixels (time t_2 to t_3 in Fig. 30). When the latching in all the sampling latches 53 is finished, the load latches 54a simultaneously latch the latch outputs of the sampling latches 53 at timing in time t_4 .

5 After that, when the start pulse XST is generated at time t_5 , the shift registers 63 output the shift pulses obtained by sequentially shifting the start pulse XST. On the basis of the shift pulses, the sampling latches 53 sequentially latch the digital pixel data for the red even pixels (time t_6 to t_7 in Fig. 10 30). When the latching of all the sampling latches 53 is finished, the load latches 54b simultaneously latch the latch outputs of the sampling latches 53 at timing in time t_8 .

 After that, at time t_9 , the DAC's 55 convert the latch outputs of the load latches 54a and 54b into analog pixel voltages. The 15 converted analog pixel voltages are supplied to the signal lines selected by the selecting circuits 57, respectively (time t_9 to t_{16}).

 Similarly, the sampling latches 53 latch digital pixel data for green odd pixels for a time period from t_{10} to t_{11} . The load 20 latches 54a latch the latch outputs at time t_{13} . After that, the sampling latches 53 latch digital pixel data for green even pixels for a time period from t_{14} to t_{15} . The load latches 54b latch the latch outputs at time t_{16} . The green pixel data latched by the load latches 54a and 54b are converted into analog voltages 25 by the DAC's 55 for a time period from t_{17} to t_{23} and they are supplied to the corresponding signal lines.

 Similarly, the sampling latches 53 latch digital pixel data for blue odd pixels for a time period from t_{18} to t_{19} . The load 30 latches 54a latch the latch outputs at time t_{20} . After that, the sampling latches 53 latch digital pixel data for blue even pixels for a time period from t_{22} to t_{23} . The load latches 54b latch the latch output at time t_{24} .

 According to the present embodiment, as shown in Fig. 30, a blanking period is set after the end of driving of the signal 35 lines for the red odd pixels before the driving start of the signal lines for the red even pixels (t_3 to t_6). Similarly, after the end of driving of the signal lines for the red even pixels before

the driving start of the signal lines for the green odd pixels (t7 to t10), after the end of driving of the signal lines for the green odd pixels before the driving start of the signal lines for the green even pixels (t11 to t14), after the end of driving of the signal lines for the green even pixels before the driving start of the signal lines for the blue odd pixels (t15 to t18), and after the end of driving of the signal lines for the blue odd pixels before the driving start of the signal lines for the blue even pixels (t19 to t22), blanking periods are set, respectively.

The blanking period is to have time to latch the pixel data which were latched in the sampling latches 53 to the load latch 54a or 54b.

Fig. 31 is a timing chart of various control signals outputted from the graphic controller IC. A XCK shown in Fig. 31 has twice cycle as much as that of the pixel data, and a ZCLK has three-fold cycle as much as that of the XCLK. The sampling latches 53 latch the digital pixel data shifted by the clock XCLK in sequence. The signal line driving circuit of the present embodiment has a control signal output portion shown in Fig. 1. The control signal output portion generates signals necessary to control of the DAC 55. The reason why the control signal output portion is necessary is because the DAC 55 formed on the glass substrate is constituted of switched capacitors, analog switches, and so on, and the DAC 55 needs complicated control signals.

The control signal output portion has a counter portion consisted of plenty of counter groups driven by a clock, a combination circuit, and a buffer circuit. The control signal output portion generates desirable timing by the counter block and the combination circuit to output each control signal via a digital buffer. The counter portion is formed by combining the low speed counter portion driven by the low speed clock such as the clock ZCLK with the high speed counter portion driven by the comparatively high speed clock such as the clock XCLK, thereby reducing the number of counters in the counter portion.

The clocks XCLK and ZCLK are outputted from the graphic controller IC. A dividing circuit may be formed on the glass

T0240:00324960

substrate, and the clock ZCLK may be generated based on the clock XCLK. In this case, a prescribed portion on the glass substrate is occupied, and plenty of area is necessary.

The start pulse XST is used to control sampling of the digital pixel data and generate the control signal for the DAC 55. The start pulse ZST is used for common electrode inversion performed once during one horizontal line period, and for generation of control timing such as the signal line precharge. The start pulse YST is used for vertical timing of screen. These three types of the start pulses XST, ZST and YST is important as control signals of the display apparatus. The control signals are generated based on the start pulses, desirably on the glass substrate, thereby completing the control of the signal line driving circuit.

The graphic controller IC of the present embodiment is constructed so as to have any of a full-screen refresh type in which the whole screen is refreshed, a multi-frame period type in which a frame frequency can be variably controlled, and a random access type in which images in an arbitrary area in the display screen can be updated. The graphic controller IC can be also realized by alternately selecting among a plurality of types.

The full-screen refresh type graphic controller IC has the same construction as that shown in Fig. 16.

On the other hand, the multi-frame period type graphic controller IC has a block construction as shown in Fig. 32. The controller 214 in Fig. 32 comprises: a dot clock control unit 64 for controlling the frequency of a pixel clock; an output rate control unit 65 for controlling the output frequency of digital pixel data to be supplied to the glass substrate; and an output amplitude control unit 66 for controlling the output amplitude of the digital pixel data.

For example, in a standby mode of a cellular phone, it is necessary to reduce the power consumption of a display apparatus as much as possible. To reduce the power consumption, it is preferable to reduce the frame frequency. However, when the frame frequency is reduced, flicker stands out conspicuously. Accordingly, it is necessary to perform a process for reducing the number of gray scales of each of RGB to make the flicker

inconspicuous. When the frame frequency is lowered, the signal lines can be driven sufficiently on the glass substrate side so long as the amplitude of digital pixel data is reduced.

Generally, the level shifter outputs the signal with a longer
 5 rising/falling time as the input amplitude is smaller. The level shifter 51 shown in Fig. 10 has such a feature.

In the graphic controller IC in Fig. 32, when the display apparatus is used in a low power consumption mode, the frequency of the pixel clock is lowered, the output frequency of the digital
 10 pixel data is lowered, and the output amplitude of the digital pixel data is also reduced.

Normally, the graphic controller IC operates at the internal voltage 1.5 - 2V, and has 3V or 3.3V power supply voltage due to restriction of interface from outside in order to enlarge the
 15 signal amplitude of only the output portion. When driving at low speed, if the signal amplitude of the output portion sets to 1.5 V or 2V as well as the internal voltage, it is possible to reduce power consumption. Specifically, it is possible to reduce the power of 5-10 mW.

The output frequency of the digital pixel data and a operation mode designation signal to designate the number of pixel gray scales are inputted to the graphic controller IC in Fig. 32. On the basis of the operation mode designating signal, the dot clock control unit 64, output rate control unit 65, and output amplitude
 20 control unit 66 control the frequency of the pixel clock and the output frequency and output amplitude of the digital pixel data.

The operation mode designating signal can individually designate the frequency of the pixel clock, output frequency of the digital pixel data, and output amplitude of the digital pixel
 25 data.

By sorting out the output terminals of the graphic controller IC corresponding to the display screen, the following advantage is occurred. That is, assuming that a portion in the display screen, for example, right half-face, is full color display of each 6
 35 bits, and the other portion, for example, left half-face, is two values of each color 1 bit, it is unnecessary to almost drive the terminal outputting the image data of left half-face, thereby

reducing the power consumption. Furthermore, it is easy that the terminal for the left half-face drives only MSB, and the terminal for the lower bits is pulled down to L power supply.

On the other hand, the above-mentioned random access type
 5 graphic controller IC has a block construction as shown in Fig. 33. Similar to that of Fig. 32, the graphic controller IC of Fig. 33 has the dot clock control unit 64, output rate control unit 65, and output amplitude control unit 66. In addition to them, the graphic controller IC of Fig. 33 has an update address generating
 10 unit 68 for controlling a range to be updated in the display screen and outputting an address signal indicative of an update location.

In a manner similar to that of Fig. 32, the operation mode designating signal is inputted to the graphic controller IC of Fig. 33. The operation mode designating signal includes
 15 information indicating whether the display screen is updated and information designating the range to be updated in the display screen. On the basis of the operation mode designating signal, the graphic controller IC of Fig. 33 outputs the address signal indicating the range to be updated in the display screen.

20 The address signal outputted by the graphic controller IC of Fig. 33 is supplied to the glass substrate. The glass substrate updates images only in the range corresponding to the address signal supplied from the graphic controller IC.

As mentioned above, a reduction in power consumption can
 25 be improved by updating the images in the designated range alone.

In Figs. 32 and 33, the case where a rearranging circuit unit 218 is provided in the graphic controller IC is described. Instead of the rearranging circuit unit 218, as shown in Fig. 34, a readout address generating unit 69 for sequentially forming
 30 an address corresponding to data after the rearrangement can be provided in the graphic controller IC.

The readout address generating circuit 69 in Fig. 34 generates the addresses in the VRAM 213 in the order of supplying digital pixel data to the glass substrate. The address outputted
 35 from the readout address generating unit 69 is supplied to the VRAM 213 through a word line selecting decoder 70 and a bit line selecting decoder 71, thereby reading out data of a specific address.

The readout data is sensed by each sense amplifier 72 and, after that, the data is supplied to the LUT 217 through each readout buffer 73.

Since the readout address generating circuit unit 69 as shown in Fig. 34 is built in the graphic controller IC, the rearranged data can be read out from the VRAM 213, so that the rearranging circuit unit 218 as shown in Figs. 32 and 33 is not needed. Consequently, the internal construction of the graphic controller IC can be simplified.

Fig. 35 is a block diagram showing an example in which instead of the rearranging circuit 218, the readout address generating unit 69 is provided in the full-screen refresh type graphic controller IC. An address outputted from the readout address generating unit 69 is supplied to the VRAM 213 through the controller 214. Data read out from the VRAM 213 is supplied to the glass substrate in the order in which they have been read out.

A data output order change means for combining Fig. 32 with Fig. 35 can be realized. Especially, when the digital pixel data is stored in the frame memory by Yuv form before divided into R, G and B, the output order change is performed as follows. The output order change is divided into two stages, i.e., (A) order change in accordance with block division of the display apparatus, (B) order change by each color and order change by even/odd. By control of an address generator shown in Fig. 35, order change of (A) is performed on the state of Yuv data, and then a LUT converts the Yuv data into RGB data, and then order change of (B) is performed by using a line buffer and so on.

The above-mentioned third embodiment has explained the case in which the signal lines were divided into four blocks and were driven. The number of blocks to be divided is not especially limited. The data of the divided block may be supplied from a corresponding one to the signal line at left end or right end in the block in sequence. Both can realize by changing the start location of the shift register for controlling drive of the sampling latch 53 of the corresponding block.

The above-mentioned embodiment has made explanation regarding the display apparatus having the VGA type (640×480

pixels) display resolution. The display resolution is not limited to the VGA type.

10240:042704